FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

HIL block

Altera_Forum
Honored Contributor II
‎02-02-2015 02:40 PM
877 Views

When i am using HIL block only output port is generated not the input ports what should be the solution? plz reply

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-02-2015 09:47 PM
198 Views

I don't know much about HIL, but you could try looking at the design examples, there's an example at 13-3 here: http://www.altera.com/literature/hb/dspb/hb_dspb_std_lib.pdf

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.