FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

HIL block

Altera_Forum
Honored Contributor II
759 Views

When i am using HIL block only output port is generated not the input ports what should be the solution? plz reply

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
80 Views

I don't know much about HIL, but you could try looking at the design examples, there's an example at 13-3 here: http://www.altera.com/literature/hb/dspb/hb_dspb_std_lib.pdf

Reply