FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Help Generating 8/10 Data for Native PHY IP Core RX Serial Data

Altera_Forum
Honored Contributor II
‎02-04-2015 10:55 PM
1,089 Views

Hello, I am using the Cyclone V Transceiver Native PHY IP Core and I want to simulate the RX Serial Data. I plan on implementing my own protocol using the code for Normal data and the GIGE Ordered sets Carrier_Exten, Idle1, Idle2, Error_Propagation. The data is 8B/10B encoding/decoding. If anyone has some example code that can help me get started I would appreciate it. 

 

joe
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.