FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Help Generating 8/10 Data for Native PHY IP Core RX Serial Data

Honored Contributor II

Hello, I am using the Cyclone V Transceiver Native PHY IP Core and I want to simulate the RX Serial Data. I plan on implementing my own protocol using the code for Normal data and the GIGE Ordered sets Carrier_Exten, Idle1, Idle2, Error_Propagation. The data is 8B/10B encoding/decoding. If anyone has some example code that can help me get started I would appreciate it. 


0 Kudos
0 Replies