FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6404 Discussions

Help Generating 8/10 Data for Native PHY IP Core RX Serial Data

Altera_Forum
Honored Contributor II
934 Views

Hello, I am using the Cyclone V Transceiver Native PHY IP Core and I want to simulate the RX Serial Data. I plan on implementing my own protocol using the code for Normal data and the GIGE Ordered sets Carrier_Exten, Idle1, Idle2, Error_Propagation. The data is 8B/10B encoding/decoding. If anyone has some example code that can help me get started I would appreciate it. 

 

joe
0 Kudos
0 Replies
Reply