FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5885 Discussions

Help,Problem with DDR2 HPCII simulation

Altera_Forum
Honored Contributor II
779 Views

I have a design using DDR2 HPCII controller(with Altmemphy) in Cylone IV.When I simulate the this HPCII controller with Micron 1Gb DDR2 simulation model,strange things happened:1)when simulating the example design,block read and block write is ok.2)when simulating only block write with my design ,simulation is ok.3)when simulating only block read with my design,simulation is ok.4)when simulting first block write(1024DW) and when block read(1024DW) with my design,write is ok,but nothing can be read out. In the error situation, I find all read requests have been sent to DDR2 HPCII controller,but HPCII didn't send request signals on AFI interfaces. Can anybody tell me why? Are there some contraints in using DDR2 HPCII controller?? By the way,local_init_done signals is high already.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
69 Views

Problem solved!

Reply