FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

High-speed Reed-Solomon configaration

ASHWINI
Beginner
‎05-29-2019 06:02 AM
615 Views

I was going through the High-speed Reed-Solomon IP Core User Guide, there I was found Parallelism (P) concept, can u explain the Parallelism concept and related configuration for custom RS FEC i.e RS(198,194) of encoder and the decoder .

0 Kudos

Link Copied

2 Replies
CheePin_C_Intel
Employee
‎05-30-2019 07:27 AM
282 Views
Hi, As I understand it, you have some inquiries related to the general concept on some of the feature of the HSRS IP. For your information, the parallelism is referring the number of parallel inputs and outputs. The higher the number set, meaning there will be more data going into the IP at one time. As for the "related configuration" inquiry, sorry as I am not very clear about it, would you mind to further elaborate on it? Sorry for the inconvenience.
0 Kudos
Copy link
ASHWINI
Beginner
‎08-29-2019 07:18 AM
282 Views

@cheepinc_Intel​ 

can you give the clear information about that IP

 

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.