FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

How to convert combinational blocks to sequential blocks automatically?

mnazemi
Beginner
645 Views

I have a relatively large combinational block that is mapped to an Intel FPGA using Quartus Prime Pro.

 

I recently learned that an ALM can provide the output either directly from an adaptive LUT or from a register that latches the value of the LUT.

 

I was wondering if it is possible to automatically convert the blocks from combinational to sequential, which results in a deeply pipelined design.

0 Kudos
3 Replies
HBhat2
New Contributor II
421 Views

Hi,

 

In my view, one need to rewrite the RTL for sequential implementation. It is not possible to map combinational logic to sequential with the help of tool.

The Quartus tool maps the logics based on RTL code either to LUT or registers.

 

With Regards,

HPB

0 Kudos
sstrell
Honored Contributor III
421 Views

Without writing code to define the synchronous logic, there's no way the tool can automatically add registers into your design.

 

#iwork4intel

0 Kudos
KhaiChein_Y_Intel
421 Views

Hi,

Yes. You have to write the RTL to use synchronous logic.

 

Thanks.

0 Kudos
Reply