FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

How to convert combinational blocks to sequential blocks automatically?

mnazemi
Beginner
365 Views

I have a relatively large combinational block that is mapped to an Intel FPGA using Quartus Prime Pro.

 

I recently learned that an ALM can provide the output either directly from an adaptive LUT or from a register that latches the value of the LUT.

 

I was wondering if it is possible to automatically convert the blocks from combinational to sequential, which results in a deeply pipelined design.

0 Kudos
3 Replies
HBhat2
New Contributor II
141 Views

Hi,

 

In my view, one need to rewrite the RTL for sequential implementation. It is not possible to map combinational logic to sequential with the help of tool.

The Quartus tool maps the logics based on RTL code either to LUT or registers.

 

With Regards,

HPB

sstrell
Honored Contributor III
141 Views

Without writing code to define the synchronous logic, there's no way the tool can automatically add registers into your design.

 

#iwork4intel

KhaiChein_Y_Intel
141 Views

Hi,

Yes. You have to write the RTL to use synchronous logic.

 

Thanks.

Reply