FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6519 Discussions

How to generate single-end DQS AND DQS# ？

Altera_Forum
Honored Contributor II
‎10-18-2011 02:27 AM
951 Views

Why generate Diff-end DQS singals and DQSn signals when using Migawizard to implement DDR3 contoller with ALTMEMPHY？How to generate single-end DQS AND DQS#？

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.