FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

How to generate single-end DQS AND DQS# ?

Altera_Forum
Honored Contributor II
811 Views

Why generate Diff-end DQS singals and DQSn signals when using Migawizard to implement DDR3 contoller with ALTMEMPHY?How to generate single-end DQS AND DQS#?

0 Kudos
0 Replies
Reply