FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6162 Discussions

How to messure the Delay of CPRI IP, T_R1

Honored Contributor II


In the Ug_CPRI,page 4-33, For CPRI RX PATH, There are The data delay to and through the CPRI MAP receiver block consists of the following measurable delays: 

Delay to synchronization pulses cpri_rx_rfp and cpri_rx_hfp 

Delay to assertion of the signal cpri_rx_start 

Delay to deassertion of the following pulse on the signal mapN_rx_resync 


I wonder know how to measure these delay value?
0 Kudos
0 Replies