FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

How to see internal OSC frequency in Modelsim

JW1121
Novice
780 Views

Hi,

We use Max 10 device and internal oscillator is used.

When dragging internal oscillator clock to wave in Altera Modelsim , the clock is always high impedance.

Please let us know how to make it happen.

 

0 Kudos
3 Replies
Vicky1
Employee
140 Views

Hi Jamie,

For clock output signal, you need to enable the internal oscillator. Input(oscena) high to enable the oscillator.

Refer the "Table 1. Frequency Range for Supported Intel Devices"

https://www.intel.com/content/www/us/en/programmable/documentation/wtw1407741003234.html#wtw14077410...

Find the screenshot for 55 MHz.

OSC.JPG

Regards,

Vikas

JW1121
Novice
140 Views

Hi Vikas,

 

Please give me your test file so that I can compare their difference.

 

Regards,

Jamie

Vicky1
Employee
140 Views
Hi Jamie, Could you please check at your end? either you can initialize"oscena" to high or force to high. if you have specific issue, please let me know Regards, Vikas
Reply