FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6594 Discussions

How to simulate the hard IP libraries in cadence

DChak3
Beginner
‎02-10-2020 12:00 PM
683 Views

HI I have created a QSYS design containing nios processor, emif IP, PCIE, etc. Design got synthesized. Now I want to check the design in cadence for which I generated Atlera as well as hard IP libraries from the tool. I ran the ncsim script provided. It generated the libraries. Now I copied the cds.lib and libraries to my simulation run directory. But after running the command. It is not taking the libraries and asking for individual files. Is this the way we need to provide the individual files and create a filelist or just including the libraries will do. Please help.

0 Kudos

Link Copied

1 Reply
RichardTanSY_Intel
Employee
‎02-18-2020 09:12 AM
532 Views

I will proceed with case closure as the user has found the solution.

I will describe the issue detail below for reference.

Description: The ncsim was run in 32 bit while the libraries were compiled in 64 bit. Thus, it is not compiling the libraries.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.