FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5985 Discussions

I/O packets to PCIe Endpoint before enumeration in Arria II GX

Honored Contributor II

I was wondering if any one of you can help me with some information that I am looking for with Altera's PCIe Hard / Soft IP.  


In PCIe, there is a provision to allow I/O packets to be sent to the Endpoint even before enumeration. Do you know if Altera's PCIe Endpoint (Hard / Soft IP) in Arria II GX support this feature. I tried to simulate the same by creating a Arria II PCIe Endpoint using MegaWizard but unfortunately, I wasn't successful. Any information regarding this feature will really help us out.  


0 Kudos
0 Replies