I/O packets to PCIe Endpoint before enumeration in Arria II GX

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

I/O packets to PCIe Endpoint before enumeration in Arria II GX

778 Views

I was wondering if any one of you can help me with some information that I am looking for with Altera's PCIe Hard / Soft IP.

In PCIe, there is a provision to allow I/O packets to be sent to the Endpoint even before enumeration. Do you know if Altera's PCIe Endpoint (Hard / Soft IP) in Arria II GX support this feature. I tried to simulate the same by creating a Arria II PCIe Endpoint using MegaWizard but unfortunately, I wasn't successful. Any information regarding this feature will really help us out.

--pb

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.