FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

I am using Cyclone V Hard IP for PCIe (altera_pcie_cv_hip_ast, Quartus version 17.0) in my design; How do I get WAKE# signal?

SAcha2
Beginner
485 Views
 
0 Kudos
1 Reply
SengKok_L_Intel
Moderator
107 Views
Hi, Yes, the wake# signal is not available. The Cyclone V hard IP for PCie is not support the low power state like L0s and L1, and the WAKE# signal is useful in L2 state. You can refer to table 4-6 in the following link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-01110-1.2.pd... Regards -SK
Reply