FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6312 Discussions

I use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why?

Длаза
Novice
432 Views
 
0 Kudos
2 Replies
Длаза
Novice
249 Views

My fpll have "Core" mode. "PLL Auto reset" is disabled. Not dynamic recongif

 

0 Kudos
Rahul_S_Intel1
Employee
249 Views

Hi,

Kindly note the power down is independent of PLL. Reference: page no:15

https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/arria-10/a10_clkpll.pdf

0 Kudos
Reply