I use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why? - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

I use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why?

477 Views

Link Copied

2 Replies

294 Views

My fpll have "Core" mode. "PLL Auto reset" is disabled. Not dynamic recongif

Copy link

294 Views

Hi,

Kindly note the power down is independent of PLL. Reference: page no:15

https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/arria-10/a10_clkpll.pdf

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.