FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5989 Discussions

I use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why?

Длаза
Novice
310 Views
 
0 Kudos
2 Replies
Длаза
Novice
127 Views

My fpll have "Core" mode. "PLL Auto reset" is disabled. Not dynamic recongif

 

Rahul_S_Intel1
Employee
127 Views

Hi,

Kindly note the power down is independent of PLL. Reference: page no:15

https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/arria-10/a10_clkpll.p...

Reply