FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

I using trancseiver native PHY IP core and reset controller for Ethernet 10G in my project. Clock is stability(644.53125MHz).Reset controller in A10/C10 default mode. From FPGA fabric transmitted clock 156.25MHz. Rx_rdy from reset controller at null. Why

Длаза
Novice
263 Views
 
0 Kudos
1 Reply
Deshi_Intel
Moderator
118 Views

HI,

 

Rx_rdy stuck low typically means the transceiver channel is still stuck in reset stage. Normally caused by issue with clocking, reset or your top level design connection.

 

To ease your debug, you can leverage below simple example design to bring up the transceiver channel first (out of reset) to help isolate the problem is with your Quartus design, chip or board.

 

Thanks.

 

Regards,

dlim

 

Reply