IOPLL rst input

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

IOPLL rst input

868 Views

I instantiated an IOPLL in an Arria 10 SoC design and tried to tie the rst input to logic 0. Quartus Prime won't let me do that. I don't want to reset the PLL and the user guide does not say that a reset is required (although the pin has to be there). Why can't rst just be tied off to the inactive state?

Thanks,

Bob

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.