FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

IP Core "LPM_MULT" - who much pipeline cycles I'm need to config?

Amir3
New Contributor I
279 Views

Hi,


I work with Cyclone 5 and in general I set a pipeline for 3 clock cycles.


I would love to know if there is any equation to the amount of clock cycles that need to be set? An equation that depends on the clock rate, the number of bits at the input and more..


If there is no such equation, just need to refer to timing reports?

0 Kudos
1 Solution
Ash_R_Intel
Employee
209 Views

Hi,

There is no equation for number of pipeline registers. It is design-specific decision. More the pipeline registers, better the timing performance. On the other hand, it also results in increased resources and more latency in the design.


Regards


View solution in original post

0 Kudos
2 Replies
Ash_R_Intel
Employee
213 Views

 

 

0 Kudos
Ash_R_Intel
Employee
210 Views

Hi,

There is no equation for number of pipeline registers. It is design-specific decision. More the pipeline registers, better the timing performance. On the other hand, it also results in increased resources and more latency in the design.


Regards


0 Kudos
Reply