FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

IP UART Core

Altera_Forum
Honored Contributor II
764 Views

Hi everyone!  

 

I am a Student and I am implement the IP Uart Core on SOPC, but i don't know how to IP core connect to Avalon.  

So Anybody Can support me (document, verilog code,.v..v) 

 

Thanks you
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
86 Views

i also hava the problem that like you. So, can anyone help me?... Thanks so much..!!

Altera_Forum
Honored Contributor II
86 Views

You can find the Avalon Specification here: http://www.altera.com/literature/manual/mnl_avalon_spec.pdf 

You can also read section II.7 of the Quartus manual about creating your QSys components: http://www.altera.com/literature/hb/qts/qsys_components.pdf 

There is also a checksum generator component example that uses several Avalon interfaces here: http://www.altera.com/support/examples/nios2/exm-checksum-acc.html
Reply