FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

IP core query

Honored Contributor II

Hello everyone, 


Can somebody tell me what are the steps involved in designing a basic IP core ? How different it is from RTL design? Can I generate a single netlist for all vendors just by changing the wrapper code? In one of my projects, I have designed a CAN interface without using an IP core and it works fine. If I wanted to design a IP core for the same, how different it should be from RTL design ? Also can anyone let me know the verification process for the same? 


Thanks in Advance. 

0 Kudos
0 Replies