FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

IP generated by Intel HLS Compiler is Missing Module IP in Platform Designer (Qsys)

Altera_Forum
Honored Contributor II
854 Views

Hi,  

 

Sorry for my poor English!!!:oops: 

-- 

 

 

Intel HLS Compiler (i++) can generate IP component for Platform Designer. 

I can make IP component by i++. 

 

I make my project in Quartus Prime and open Platform Designer. 

Next I select "IP Catalog / Generic Component" to use i++ components.  

I select "xxx.ip" file generated by i++. 

But IP generated is Missing IP.  

 

And display  

 

"Error: xxx.xxxx_internal_inst: Component xxxx_internal 1.0 not found or could not be instantiated" :mad: 

 

in Parameters Parametarization Message. 

 

why ?:( 

 

thanks to read.
0 Kudos
0 Replies
Reply