FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Inferred Latches in CVI II core with Quartus Pro v18.1

Andy1
Beginner
369 Views

Hi,

 

There are currently 2 warning in the synthesis report for the CVI II VIP core:

 

Warning(16864): Verilog HDL warning at alt_vip_cvi_av_st_output.sv(283): arg0 may be used uninitialized in static subprogram send_frame_packet and create unintended latch behavior 

 

Warning(13228): Verilog HDL or VHDL warning at alt_vip_cvi_av_st_output.sv(602): latch inferred for net send_frame_packet.arg0.empty 

 

Are these warnings known issues or can they be ignored due to optimisation?

 

Kind Regards,

Andy

0 Kudos
1 Reply
CheePin_C_Intel
Employee
113 Views

Hi Andy,

 

Based on my understanding, these warnings can be ignored due to optimization. Just would like to check with you if you observe any issue running your design in simulation and hardware with CVI II?

 

Please let me know if there is any concern. Thank you.

Reply