FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Inquiry on Synthesis Report for Scaler 7.2

Altera_Forum
Honored Contributor II
‎03-06-2008 10:43 AM
969 Views

Hi, 

 

I am working on the Scaler Example design using the MegaCore IPs and I have managed to compiled it using Signal Compiler 

 

Next I went to synthesize it and attached is the report I have gotten. 

However, I am a bit suspcious that the requirements doesn't seem to be very taxing. 

Why is this so?
Preview file
23 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-21-2008 10:54 PM
242 Views

The resources used by the scaler depend upon the scaling factor and the scaling algorithm used. Here is a table from the user guide that shows the resources used by different scaling functions...

Preview file
226 KB
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-23-2008 01:24 AM
242 Views

hmm interesting, it seems as though it doesn't require much for video scaling 

n it can easily be done on cyclone boards 

 

thks alot for the information!
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.