FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Intel p_Tile Avalon ST for pcie IP unable to generate example design in quartus 19.4 version for stratix 10 device.

DChak3
Beginner
‎02-14-2020 09:37 AM
1,130 Views

Hi tried to generate example design for Intel p_Tile Avalon ST for pcie IP stratix-10 device. I selected the IP mode as GEN3x8 256 bit, native point, 250mhz. While trying to generate example design it shows error attached.

 

ptile_error_msg.PNG

0 Kudos

Link Copied

1 Reply
BoonT_Intel
Moderator
‎02-17-2020 05:48 AM
1,017 Views

I tried the same setting in my machine using 19.4 and the example design can generate without any issue.

Maybe you can try with other machine or re-install the quartus.

generate.PNG

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.