FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

Intel p_Tile Avalon ST for pcie IP unable to generate example design in quartus 19.4 version for stratix 10 device.

DChak3
Beginner
961 Views

Hi tried to generate example design for Intel p_Tile Avalon ST for pcie IP stratix-10 device. I selected the IP mode as GEN3x8 256 bit, native point, 250mhz. While trying to generate example design it shows error attached.

 

ptile_error_msg.PNG

0 Kudos
1 Reply
BoonT_Intel
Moderator
848 Views

I tried the same setting in my machine using 19.4 and the example design can generate without any issue.

Maybe you can try with other machine or re-install the quartus.

generate.PNG

Reply