Interlaken Metaframe start signal in Stratix V 10G PCS

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Interlaken Metaframe start signal in Stratix V 10G PCS

1,064 Views

I want to measure the delay between the transmitter and receiver of an interlaken connection as precisely as possible. In order to achieve that I want to use the start of the Interlaken metaframe as a reference.

Is there an output signal available (and accessible by the FPGA core logic) in the 10G PCS hard IP of Stratix V which indicates the start of the Interlaken metaframe? I would need such a signal (or any equivalent signal) for both receive and transmit side.

Any help would be appreciated.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.