FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

Is it possible that the Signal tap logic analyzer changes behavior of the SPI core in Qsys? I'm working on Stratix 10.

VBart
Beginner
‎09-24-2019 03:18 PM
550 Views

Hi, recently it has been a concern that tapping on different signals with the Signal tap logic analyzer changes the behavior of the SPI core in Qsys. Tapping into different signals sometimes enable the writing of the SPI and sometime disables the writing. I can never predict the outcome of the logic analyzer. Is this a normal behavior on the Stratix 10?

 

Thanks

0 Kudos

Link Copied

1 Reply
RichardTanSY_Intel
Employee
‎09-25-2019 09:16 AM
253 Views
Signal tap logic analyzer unlikely to changes the behavior of the SPI core in Qsys. Could you kindly help to check if there any abnormality from the simulation?
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.