FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

Is mmclk=125MHz is mandatory for 10GBASE-R with 1588 on Arria 10 ?

JET60200
New Contributor I
152 Views

hello,

We have a A10 design which need to support 10GE + 1588V2 feature. We have checked user guide named " ug-20016—Low Latency Ethernet 10G MAC User guide.pdf " -> “  3. 1G/10G Ethernet Design Example for Intel Arria 10 ",  its clock scheme show as below pic . 

We have two questions regarding of those three "input clocks"

a)  pll_ref_clk_10g[n] 644.53125 MHz

b)  pll_ref_clk_1g[n] 125 MHz

c)   mm_clk  125 MHz

(1)  Since we only need support 10GE, not 1G required, I guess we need "pll_ref_clk_10g[n] 644.53125 MHz" clk,  while we can remove " b)  pll_ref_clk_1g[n] 125 MHz " clk.  Is that correct ?

(2)   Regarding of "1588V2" Feature,  is " c)   mm_clk  125 MHz " is mandatory ?   Can we change the mmclk from  "125MHz " to  our on-borad  "100Mhz" clk ?   I mean is this "125MHz" is a mandatory requirement clock frequency ,or it can be changed to other frequency clocks, such as 100Mhz, or so ? 

 

//  Thanks  & best regards

 

Arria10__10GE__1588V2__mmclk=125mhz.png

0 Kudos
2 Replies
Deshi_Intel
Moderator
144 Views

Hi,

Pls see my reply below.

  1. Can you skip usage of pll_ref_clk_1g ?
    • If you look back at the diagram (orange colour clock path),  pll_ref_clk_1g is not only used to clock fPLL for 1G operation but also is used for 1588 design block like TOD, TOD synn. Therefore, it's not recommended to skip the usage of this clock
    • Anyhow, It's always a good design practice to supply all the required clock to IP design be it whether you want to use certain feature or not to ensure all IP functionality is working correctly. 
    • I can't tell for sure whether the clock will be used to clock some internal design logic insides IP design or not   
  2. Can you use lower frequency of mm_clk like 100MHz ?
    • Again, mm_clk is used to clock multiple design block as well as shown in green colour clock path
    • For csr_clk and mgmt_clk, it's fine to lower down the clock frequency to 100MHz but 1588 design block required 125MHz.
    • To be safe, pls stick to 125MHz clock frequency as per example design guideline

Thanks.

Regards,

dlim

 

 

Deshi_Intel
Moderator
119 Views

Hi,


I hope my explanation on Aug 7 feedback has clear your doubt.


For now, I am setting this case to closure.


Thanks.


Regards,

dlim


Reply