FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Is there a SPI core IP which is 'run-time programmable'?

ADinc
Beginner
‎11-05-2019 04:51 PM
568 Views

The SPI core described in Embedded Peripherals IP User Guide (UG-01085) is not flexible with Master/ Slave, CPOL/CPHA, MSB/LSB settings. They have to be set at the system generation time but I need host SW to program these flexibly.

Thanks,

Asli

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.