Issue with POS-PHY level 4 megacore

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Issue with POS-PHY level 4 megacore

1,600 Views

Hi,

I'm using quartus 10.1 sp_1 version. I just instantiated pos_phy level 4 megacore function. After I generate the IP core, It gives following files.

1. *_tx_core.v2. *_tx_modules.v

3. *_altfifo_concat.v

4 *.v

5 *_tx_data_proc.ocp

6 *.sdc

and all submodules.

The issue is in *_tx_core.v file. In this files there are reset_syncer and *_altfifo_atltop instants.when i start compilation i got error as *_reset_syncer & *_altfifo_atltop module not found.

when i create the IP core, it should generate all required *.v files, but in my case these two files are missing.

thanks in advance

Vinod

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.