FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5749 Discussions

Issues with Interlaken PHY on Stratix V

Altera_Forum
Honored Contributor I
769 Views

Hello, 

 

I am implementing a multi-lane Interlaken PHY design on a Stratix V part. There seems to be a dearth of documentation and experience regarding this IP. Specifically, I see some strange behaviors on my TX logic. I have location-constrained my PLLs (3 of them to support 16 lanes of TX) to reliably achieve PLL_LOCK. However, my success with TX_SYNC_DONE seems to vary arbitrarily from compile to compile. If I have the PLLs location-locked and have my REF_CLK defined at 156.25 MHz, under what scenario would I achieve PLL_LOCK but not TX_SYNC_DONE? Are there additional constraints that I should be aware of? 

 

Similarly, what constraints are needed for the RX portion of the Interlaken PHY? Do I need to account for jitter on recovered clocks that I use to drive the user side of the RX interface? 

 

Any help on Interlaken PHY, or Altera transceivers in general, would be much appreciated!!! 

 

Regards, 

 

romno
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
60 Views

Romno, 

 

Hi, did you every solve your problems with Interlaken? Also, are you using NIOS in your design? If you solved your problems would you recommend others to use the Interlaken IP?  

Thanks, joe
Reply