FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

JESD204B Loopback

Altera_Forum
Honored Contributor II
1,031 Views

Hi, 

 

Is there a model for the JESD204B IP running in loopback mode? Something similar to what is available for the arriaV native PHY IP (http://www.alterawiki.com/wiki/arria_v_transceiver_phy_basic_design_examples)?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
72 Views

Are you able to find any option of enabling loopback in the IP? I know that for some IP ie TSE, the loopback option is there. If not, you might need to contact Altera to see if there is any workaround ie editing some files.

Reply