FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

LVDS SERDES IP

ymiler
Employee
312 Views

Hi 

I use 2 LVDS SERDES IP in my project (TX & RX)

According to your datasheet : https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-lvds.p...   page 39 - There is option to configure external PLL instead of the SERDES IP .

I have 2 questions -

1)Do I need to configure for both (RX & TX IP) external IP or I can configure only for 1 of them-according to page 39 - I must configure in both of them

2)Can I connect clock to the external PLL from global dedicated clock pin but not from dedicated SERDES pin?

Thanks

 

Yishay

 

 

 

0 Kudos
4 Replies
EngWei_O_Intel
Employee
292 Views

Hi Yishay

 

RX and TX shall be independent in selecting internal/external PLL mode. Let me know if you seeing otherwise during compilation.

 

For SERDES usage, it is always recommended to drive the PLL with dedicated clock.

 

Thanks.

Eng Wei

 

 

ymiler
Employee
285 Views

Hi Eng Wei ,

 

{Eng Wei} RX and TX shall be independent in selecting internal/external PLL mode {YM} = according to your datasheet(page 39) should to be both external PLL :

ymiler_0-1628755787461.png

So , Do I need to configure for both (RX & TX IP) external IP

{Eng Wei}  For SERDES usage, it is always recommended to drive the PLL with dedicated clock.{YM} = Your recommended is for input serdes clock or also for TX serdes  clock ?

 

Yishay Miller

EngWei_O_Intel
Employee
273 Views

Hi Yishay Miller

 

The diagram is showing the connectivity we need to have for Tx and Rx if they are configured as external PLL mode, as there are no direct connections between Tx and Rx in the diagram. 

 

Yup, we shall use dedicated clock for both. 

 

Thanks.

Eng Wei

EngWei_O_Intel
Employee
180 Views

Hi Yishay


Since there are no further questions on this, I will transition the thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Eng Wei


Reply