Low-latency 100G Ethernet l8_tx_ready toggling

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Low-latency 100G Ethernet l8_tx_ready toggling

214 Views

Hi,

I am using the low-latency 100G Ethernet IP (with RS-FEC enabled). I needed to use signal tap to debug something, and I observed the behavior of the Avalon stream interface and I noticed that l8_tx_ready signal is toggling :

-high for 11 clock cycles

-low for 11 clock cycles

(Clock frequency is 390.625MHz).

I thought that this signal was supposed to stay high when I don't send any packets.

Do you know what could cause this ? It impacts my design as it divides the bandwidth by a factor of 2.

Thanks

35 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.