FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

MAX10 Dual port RAM compiler - memory not working in silicon

Altera_Forum
Honored Contributor II
884 Views

Dear all, 

 

I'm using an Intel® MAX® 10 FPGA Development Kit (MAX10M50DAF484C8G), trying to implement a dual port RAM in Quartus 17.0. 

 

No way to have it working. 

 

I tried several options, always reaching the end of configuration correctly but none worked (with/without byte enables, 1 clock or separate ones, different sizes, registered/non reg. outputs etc.) 

 

When I used - just for test - a simple ONE port RAM it worked. 

 

Does anyone managed to have a true dual port RAM working on a MAX10M50DA?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
115 Views

Did you write code to do this or are you using something from the IP Catalog? If it's code, post it here so we can see what you are trying to do.

Altera_Forum
Honored Contributor II
115 Views

 

--- Quote Start ---  

Did you write code to do this or are you using something from the IP Catalog? If it's code, post it here so we can see what you are trying to do. 

--- Quote End ---  

 

 

The reason why I asked if someone managed to work with a DUAL port ram instantiation in MAX10DA: for me that would assure it's me to dig better. If noone did, I think there is an issue with compiler (same code worked for a similar grade in Xilinx, apart from RAM IP). 

 

--> Please note that I had to update IP for memories (red flag) ... 

 

Anyhow answer to your question is:  

 

--> I use IP Catalog, RAM2p, please find it in attach. 

 

Kind regards, 

Federico
Reply