Do you know where I can find the MPFE design example for Quartus 18.1? I could not find it or the IP in my Quartus installation directory.
Also, where can i find AN604: High Definition Video Reference Design?
And this is for Arria10 FPGA.
For more complete information about compiler optimizations, see our Optimization Notice.