FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6378 Discussions

Make Ref Clock for ATX Pll inside S10

Petkov_Alex
New Contributor I
554 Views
Hello!
I have read in L/H tile transceiver user guide for S10, and reference clock for ATX PLL can be Receiver Input Pin.
So, I did not understand how can I use it?
For example, can I put for example fpll in Transceiver mode, then Native Phy in Tx Simplex mode, and via avalon mm interface make serial loopback, so in this way i can make any clock frequency theoretically? Or I did not understand the idea of usage Receiver Input Pin as Ref clk for Transceiver PLLs?
Thanks
0 Kudos
2 Replies
Kshitij_Intel
Employee
486 Views
0 Kudos
Kshitij_Intel
Employee
447 Views

Hi,


As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply