FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Modular SGDMA

Honored Contributor II



I am trying to make use of the Modular SGDMA IP with QSYS. Will QSYS generate the correct write/read commands in the test bench file, altpcietb_bfm_driver.v, to properly test the DMA?  


I'm having difficulty figuring out which address to write to the dispatcher for: 

- descripter tables 

- CSR registers 

- response registers. 


QYS has 

-CSR base at 0600_0000 to 0600_0600_1f 

-Dispatcher base at 0600_0020 to 0600_0600_2f 


How do the DMA registers fit within the above address map? 


Thank you, 

0 Kudos
0 Replies