FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

Module dependency loop warning???

Robert_H_Intel
Employee
636 Views

Just for background, I have a subsystem (let's call it subsys.qsys) which contains my HPS block and some peripherals, one of them being a clock_bridge component. This bridge brings the mm_bridge_0_clk port from the HPS up to the next level.

In my main system (lets call it sys.qsys) I bring in the subsystem and I distribute that bridged clock output to more peripherals and some custom IP, including another clock_bridge to further bring that clock up to the top level project .v file.

0 Kudos
1 Reply
GuaBin_N_Intel
Employee
137 Views
Reply