FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

New extended VIP example design on CycloneIII 3c120 dev kit

Altera_Forum
Honored Contributor II
‎08-18-2011 10:03 AM
900 Views

I have extended the Cyclone III VIP example design by adding a new pipeline on the existing design. The new pipeline can process the DVI input from Bitec DVI receiver. The changes and notes are included in a slide in the zip file. 

 

Xiang
vip_example_design_3c120_qsys_extended.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.