FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

New extended VIP example design on CycloneIII 3c120 dev kit

Honored Contributor II

I have extended the Cyclone III VIP example design by adding a new pipeline on the existing design. The new pipeline can process the DVI input from Bitec DVI receiver. The changes and notes are included in a slide in the zip file. 


0 Kudos
0 Replies