- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have a VIP + NIOS qsys system that is connected like: TPG->Frame Buffer -> Color Space Converter -> Chroma Resampler -> Clocked Video Output the frame buffer is connected to a dd3 with uniphy interface i am using cyclone V SX Soc Development board and outputting sdi/dvi using another board. my problem is that after some seconds the nios seems to get stuck and i stop getting an image. any idea what is the best way to debug this issue? without the frame buffer the nios doesn't get stuck. Thanks for the help, PencolLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Pencol,
you could check the Avalon Interface of the UniPhy Controller. In the Diagnostics Tab of the UniPhy settings add EMIF onchip debug option and enable the Efficency Monitor and the Protocol Checker option. With the EMIF toolkit you can verify a potential protocol violation. Use SignalTap to observe the Avalon interface. Jens
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page