FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Nios II Stuck after some seconds

Altera_Forum
Honored Contributor II
‎11-08-2016 04:46 AM
933 Views

Hello, 

 

I have a VIP + NIOS qsys system that is connected like: 

 

TPG->Frame Buffer -> Color Space Converter -> Chroma Resampler -> Clocked Video Output 

 

the frame buffer is connected to a dd3 with uniphy interface 

 

i am using cyclone V SX Soc Development board and outputting sdi/dvi using another board. 

 

my problem is that after some seconds the nios seems to get stuck and i stop getting an image. 

 

any idea what is the best way to debug this issue? without the frame buffer the nios doesn't get stuck. 

 

Thanks for the help, 

Pencol
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-08-2016 10:19 AM
58 Views

Hi Pencol, 

 

you could check the Avalon Interface of the UniPhy Controller. In the Diagnostics Tab of the UniPhy settings add EMIF onchip debug option and enable the Efficency Monitor and the Protocol Checker option. 

With the EMIF toolkit you can verify a potential protocol violation. Use SignalTap to observe the Avalon interface. 

 

Jens
0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.