FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

No matches for nodes in Signal Tap II even after fitter run

VenkateshSathar
New Contributor I
‎07-03-2019 02:26 AM
640 Views
Solved Jump to solution

What could be the reason or mistake I might have done for not getting any nets in signal tap to add and monitor even after the fitter ran.

 

Annotation 2019-07-03 102220.jpg

 

 

Anybody help me on this..?

 

It could be some obvious mistake but I couldn't able to find out. Help me.

0 Kudos
1 Solution

Link Copied

1 Reply
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.