FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

Not able to generate HDL because of tight clock constraints -Altera DSP builder

Altera_Forum
Honored Contributor II
930 Views

Hi, 

 

My name is Wasim. I am using Altera DSP builder for designing a system for Altera Stratix IV FPGA. I am able to simulate the system in simulink but when I generate the hardware it says 'Failure to redistribute delay in [Channel_Est_Ind_dut_prim] - tight clock constraints'  

My clock is 150 MHz. 

 

I went through the user guide for Altera DSP builder advanced toolkit, it say if the design is not able to meet the timings then DSP builder will add additional pipeline stages and try to meet the timing with given clock signal. I dont understand why it is not adding the pipeline stages and generate the hardware? Is there any setting I am missing? My design is simple single channel design.  

 

I am attaching the screen shot of the error and clock settings.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
127 Views

Can we see a screenshot of your design? This is usually caused by you having a loop without enough delay around it to meet your desired clock speed.

Reply