PASR (Partial Array Self-Refresh) for LPDDR2

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PASR (Partial Array Self-Refresh) for LPDDR2

930 Views

Hi,

I have a Cyclone GX Starter Kit with LPDDR2 on it. I have seen some Altera document indicate that the hardware memory controller in Cyclone V GX supports PASR (Partial Array Self-Refresh). For example:

https://documentation.altera.com/#/00005773-AA$NT00073089

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/wp/wp-01188-hard-memory-controller-cv.pdf

However, I'm unable to find any information about how to enable PASR. Is there anyone has experience with it?

Please kindly give me some help. Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.