FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

PASR (Partial Array Self-Refresh) for LPDDR2

Altera_Forum
Honored Contributor II
893 Views

Hi, 

 

I have a Cyclone GX Starter Kit with LPDDR2 on it. I have seen some Altera document indicate that the hardware memory controller in Cyclone V GX supports PASR (Partial Array Self-Refresh). For example: 

 

https://documentation.altera.com/#/00005773-AA$NT00073089 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/wp/wp-01188-hard-memory-c... 

 

However, I'm unable to find any information about how to enable PASR. Is there anyone has experience with it? 

Please kindly give me some help. Thanks.
0 Kudos
0 Replies
Reply