FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

PCI Ip Core does not end transaction

Altera_Forum
Honored Contributor II
758 Views

Hi,  

I'm having problems with the PCI-IP Core. It gets stuck within a MASTER READ Transaction. 

 

(-15. cyc) After the Target deasserts trdyn, lm_tsr(8) [dat_xfer - Data transfer successfull] is deasserted. 

(0. cyc)If 14 cycles have passed it asserts lm_tsr(4) [lat_exp - Latency expired] and remains in this state. 

(-1. cyc) Even after asserting lm_lastn and (2. cyc)deasserting lm_rdyn, it does not terminate the transaction. 

 

I have no idea how I can get it to end the transaction. Has anyone stumbled across this problem yet? 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11197&stc=1  

 

higher res: https://picload.org/image/pdioldo/stuck_core.png 

I'm using v13.0 Build 232
0 Kudos
0 Replies
Reply