PCI Ip Core does not end transaction

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PCI Ip Core does not end transaction

996 Views

Hi,

I'm having problems with the PCI-IP Core. It gets stuck within a MASTER READ Transaction.

(-15. cyc) After the Target deasserts trdyn, lm_tsr(8) [dat_xfer - Data transfer successfull] is deasserted.

(0. cyc)If 14 cycles have passed it asserts lm_tsr(4) [lat_exp - Latency expired] and remains in this state.

(-1. cyc) Even after asserting lm_lastn and (2. cyc)deasserting lm_rdyn, it does not terminate the transaction.

I have no idea how I can get it to end the transaction. Has anyone stumbled across this problem yet?

http://www.alteraforum.com/forum/attachment.php?attachmentid=11197&stc=1

higher res: https://picload.org/image/pdioldo/stuck_core.png

I'm using v13.0 Build 232

24 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.