FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

PCIE信号完整性问题

BJian12
Partner
181 Views
  1. 您好,在帮助客户调试产品的时候有一个比较严重的bug,客户的A10 跑的PCIE GEN2X8在型号A电脑上,每个槽位都正常。
  2. 客户的某型号电脑B,微星的主板。 一共有2个PCIe 插槽, 其中离CPU最远的那个, 插上A10 的卡之后,可以训练成GEN2X4, 但是离CPU近的那个,反而电脑枚举不出来这个PCIe设备
  3. 客户的两台型号B的电脑,现象一致。
  4. 如果在那个无法工作的槽位,通过PCIE延长线,再插入卡,就可以找到,但是也是GEN2X4
  5. 通过ADME, 动态调整收发器PHY参数, VOD维持24, 将1st post TAP 的值从0,-4,-8,-11,-15,-22,-30 都手动试过了, 仍然试不出来可以工作的参数。

需要帮忙分析一下以上故障,并帮忙推荐几组收发器phy的配置。希望能找到原因,并且提出解决方案。

另外,是否有比较方便的方法,让客户自测PCIe兼容性?

0 Kudos
1 Reply
BoonT_Intel
Moderator
67 Views

Hi Sir,

In this case, it seem like due to the slot that near to CPU have and issue. From the OS, are you able to lspci and detect the device? Also, from the BIOS, can you see both slot have the same setting?

As for transceiver signal integrity, I think you can use transceiver toolkit.

Reply